

### **General Description**

The Sil 141B uses PanelLink Digital technology to support displays ranging from VGA to High Refresh XGA (25-86 MHz), which is ideal for LCD desktop monitor applications. With a flexible single or dual pixel out interface and selectable output drive, the Sil 141B receiver supports up to true color panels (24 bit/pixel, 16.7M colors) in 1 pixel/clock mode (18 bit/pixel in 2 pixel/clock mode). PanelLink also features an inter-pair skew tolerance up to 1 full input clock cycle. The Sil 141B is pin for pin compatible with the Sil 141 but incorporates a number of enhancements. These include an improved jitter tolerant PLL design, new HSYNC filter and power down when the clock is inactive. All PanelLink products are designed on a scaleable CMOS architecture to support future performance requirements while maintaining the same logical interface. System designers can be assured that the interface will be fixed through a number of technology and performance generations.

PanelLink Digital technology simplifies PC design by resolving many of the system level issues associated with high-speed digital design, providing the system designer with a digital interface solution that is quicker to market and lower in cost.


#### **Features**

- Scaleable Bandwidth: 25-86 MHz (VGA to High Refresh XGA)
- Low Power: 3.3V core operation & power-down mode
- Automatic power down when clock is inactive
- High Skew Tolerance: 1 full input clock cycle (15ns at 65 MHz)
- Pin-compatible with SiI 101, SiI 141
- Sync Detect: for Plug & Display "Hot Plugging"
- Cable Distance Support: over 5m with twisted-pair, fiber-optics ready
- Compliant with DVI 1.0 (DVI is backwards compatible with VESA® P&D<sup>TM</sup> and DFP)

### Sil 141B Pin Diagram

		24-bit Input D	Data for 1-pixel				
	8-bit Channel 2 Data 1-pixel/clock			nnnel 1 Data kel/clock		Channel 0 Data -pixel/clock	
	1-рілененск		18-	-bit Even Data for 2		1	
18-bit Odd Data for 2-pixel/clock mode 6-bit Odd Channel 1	6-bit Odd Channel 0 Data 2-pixel/clock   DE	Data	ven Channel 2 2-pixel/clock  52	6-bit Even Channel Data 2-pixel/clock CO	23 07 7 1 22 066 21 065	20	PURPOSE
6-bit Odd Channel 2	Q29	$\begin{array}{c} \text{RX2+}\\ \text{RX2-}\\ \text{G5}\\ \text{AGND}\\ \text{RX1+}\\ \text{G6} \end{array}$		TA AGND   7.2   RXC-   7.3   RXC+   7.4   HSYNC_DEJTR   7.5   EXT_RES   7.6   PVCC   77	PGND ☐ 78 ST ☐ 79 OCK_INV ☐ 80 ○	7 SCDT 6 DFO 5 PIXS 4 OGND 3 PDO 2 PD 1 RESERVED	

### **Functional Block Diagram**



### **Absolute Maximum Conditions**

Note: Permanent device damage may occur if absolute maximum conditions are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

Symbol	Parameter	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage 3.3V	-0.3		4.0	V
VI	Input Voltage	-0.3		V <sub>CC</sub> + 0.3	V
Vo	Output Voltage	-0.3		V <sub>CC</sub> + 0.3	V
$T_A$	Ambient Temperature (with power applied)	-25		105	°C
T <sub>STG</sub>	Storage Temperature	-65		150	°C
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)		45		°C /W

**Normal Operating Conditions** 

Symbol	Parameter	Min	Тур	Max	Units
$V_{CC}$	Supply Voltage	3.0	3.3	3.6	V
$V_{CCN}$	Supply Voltage Noise			100	$mV_{P-P}$
T <sub>A</sub>	Ambient Temperature (with power applied)	0	25	70	°C

# **DC Digital I/O Specifications**

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	High-level Input Voltage		2			V
V <sub>IL</sub>	Low-level Input Voltage				0.8	V
V <sub>OH</sub>	High-level Output Voltage		2.4			V
$V_{OL}$	Low-level Output Voltage				0.4	V
$V_{CINL}$	Input Clamp Voltage <sup>1</sup>	$I_{CL} = -18mA$			GND -0.8	V
$V_{CIPL}$	Input Clamp Voltage <sup>1</sup>	$I_{CL} = 18mA$			IVCC + 0.8	V
$V_{CONL}$	Output Clamp Voltage <sup>1</sup>	$I_{CL} = -18mA$			GND -0.8	V
$V_{COPL}$	Output Clamp Voltage <sup>1</sup>	$I_{CL} = 18mA$			OVCC + 0.8	V
I <sub>IL</sub>	Input Leakage Current		-10		10	μΑ

Note: <sup>1</sup> Guaranteed by design. Voltage undershoot or overshoot cannot exceed absolute maximum conditions for a pulse of greater than 3 ns or one third of the clock cycle.

## **DC Specifications**

Under normal operating conditions unless otherwise specified. Low drive strength values, when ST=0, are shown in brackets.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Гонд	Output High Drive Data and Controls	V <sub>OUT</sub> = 2.4 ST=1 ST=0	5.0 2.5	10.3 5.2	17.6 8.8	mA
l <sub>OLD</sub>	Output Low Drive Data and Controls	V <sub>OUT</sub> = 0.4 ST=1 ST=0	-5.5 -2.8	-8.3 -4.2	-11.2 -5.6	mA
Гонс	ODCK High Drive	V <sub>OUT</sub> = 2.4 ST=1 ST=0	10.1 5.0	20.6 10.3	35.1 17.6	mA
lorc	ODCK Low Drive	V <sub>OUT</sub> = 2.0 ST=1 ST=0	-11.1 -5.5	-16.7 -8.3	-22.4 -11.2	mA
V <sub>ID</sub>	Differential Input Voltage Single Ended Amplitude		75		1000	mV
I <sub>PDL</sub>	Output leakage current to ground in high impedance mode (PD, PDO = LOW)				10	μΑ
I <sub>PD</sub>	Power-down Current <sup>1</sup>			50	100	μΑ
I <sub>CLKI</sub>	Power-down Current	RXC± Inactive		4	7	mA
I <sub>PDO</sub>	Power-down-output Current			125	155	mA
Iccr	Receiver Supply Current ODCK=86MHz, 1-pixel/clock mode <sup>2</sup>	$C_{LOAD} = 10pF$ $R_{EXT\_SWING} = 510 \Omega$ Typical Pattern <sup>3</sup>		157	182	mA
		$C_{LOAD} = 10pF$ $R_{EXT\_SWING} = 510 \Omega$ Worst Case Pattern <sup>4</sup>		172	194	mA

Notes:

The transmitter must be in power-down mode, powered off, or disconnected for the current to be under this maximum.

For worst case I/O power consumption.

The Typical Pattern contains a gray scale area, checkerboard area, and text.

Black and white checkerboard pattern, each checker is one pixel wide.

## **AC Specifications**

Under normal operating conditions unless otherwise specified. Low drive strength values, when ST=0, are given below.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
$T_{DPS}$	Intra-Pair (+ to -) Differential Input Skew	86 MHz				
					470	ps
$T_{CCS}$	Channel to Channel Differential Input Skew	86 MHz			_	
					7	ns
_	12	65 MHz				
$T_{IJIT}$	Worst Case Differential Input Clock Jitter tolerance <sup>1,2</sup>				465	ps
		86 MHz			050	
_	Low-to-High Transition Time: Data and Controls	O 40: F OT 4			350	ps
$D_LHT$	(43 MHz, 2-pixel/clock, PIXS=1)	C <sub>L</sub> = 10pF; ST = 1			3.5	ns
	Low-to-High Transition Time: Data and Controls	$C_L = 5pF; ST = 0$ $C_L = 10pF; ST = 1$			4.5	ns
	(65 MHz, 1-pixel/clock, PIXS=0)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			3.5 4.5	ns
	Low-to-High Transition Time: ODCK	$C_L = 3pF, 3T = 0$ $C_L = 10pF; ST = 1$			1.6	ns
	(43 MHz, 2-pixel/clock, PIXS=1)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			2.1	ns
	Low-to-High Transition Time: ODCK	$C_L = 3pF, 3T = 0$ $C_L = 10pF; ST = 1$			1.6	ns
	(65 MHz, 1-pixel/clock, PIXS=0)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			2.1	ns
D	High-to-Low Transition Time: Data and Controls	$C_L = 3pF, 3T = 0$ $C_L = 10pF; ST = 1$				ns
$D_{HLT}$	(43 MHz, 2-pixel/clock, PIXS=1)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			3.0 4.2	ns
	High-to-Low Transition Time: Data and Controls	$C_L = 3pF, 3T = 0$ $C_L = 10pF; ST = 1$			3.0	ns
	(65 MHz, 1-pixel/clock, PIXS=0)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			4.2	ns ns
	High-to-Low Transition Time: ODCK	$C_L = 3pr, 31 = 0$ $C_L = 10pF; ST = 1$			1.5	ns
	(43 MHz, 1-pixel/clock, PIXS=0)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			1.9	ns
	High-to-Low Transition Time: ODCK	$C_L = 3pr, 31 = 0$ $C_L = 10pF; ST = 1$			1.5	ns
	(65 MHz, 1-pixel/clock, PIXS=0)	$C_L = 10pF, ST = 1$ $C_L = 5pF; ST = 0$			1.9	ns
T <sub>SETUP</sub>	Data, DE, VSYNC, HSYNC, and CTL[3:1] Setup Time to	$C_L = 3pr, 31 = 0$ $C_L = 10pF; ST = 1$	3.6		1.9	115
ISETUP	ODCK falling edge (OCK_INV = 0) or to ODCK rising	$C_L = 10pr, S_1 = 1$	3.0*			ns
	edge (OCK INV = 1)	$C_L = 5pF; ST = 0$	18.4			ns
	*OCK_INV = 1	OL - opi , 01 - 0	19.0*			
T <sub>HOLD</sub>	Data, DE, VSYNC, HSYNC, and CTL[3:1] Hold Time from	$C_L = 10pF; ST = 1$	8.0			ns
	ODCK falling edge, (OCK_INV = 0) or from ODCK rising		8.4*			
	edge (OCK_INV = 1)	$C_L = 5pF; ST = 0$	24.0			ns
	*OCK_INV = 0		24.5*			
R <sub>CIP</sub>	ODCK Cycle Time (1 pixel/clock)		11.6		40	ns
$F_{CIP}$	ODCK Frequency (1 pixel/clock)		25		86	MHz
R <sub>CIP</sub>	ODCK Cycle Time (2 pixels/clock)		23.3		80	ns
F <sub>CIP</sub>	ODCK Frequency (2 pixels/clock)		12.5		43	MHz
$R_{CIH}$	ODCK High Time	$C_L = 10pF, ST=1$	5.0			
	65 MHz, One Pixel / Clock, PIXS = 0 <sup>3</sup>	$C_L = 5pF, ST=0$	4.4			ns
	43 MHz, Two Pixel / Clock, PIXS = 1 3	$C_L = 10pF, ST=1$	9.0			ns
	000///	C <sub>L</sub> = 5pF, ST=0	8.2			
$R_{CIL}$	ODCK Low Time	C <sub>L</sub> = 10pF, ST=1	6			
	65 MHz, One Pixel / Clock, PIXS = 0 <sup>3</sup> 43 MHz, Two Pixel / Clock, PIXS = 1 <sup>3</sup>	C <sub>L</sub> = 5pF, ST=0	5 9			ns
	43 MHZ, TWO PIXEL/ Clock, PIXS = 1	$C_L = 10pF, ST=1$ $C_L = 5pF, ST=0$	9			ns
T <sub>HSC</sub>	Link disabled (DE inactive) to SCDT low <sup>1</sup>	υ <sub>L</sub> – υμι , υ ι =υ	3	160		ms
• H2C	Link disabled (Tx power down) to SCDT low 5			200	250	ms
T <sub>FSC</sub>	Link disabled (1x power down) to SCD1 low  Link enabled (DE active) to SCDT high <sup>6</sup>			200	200	Falling
1 F3C	Link Gradiou (DE donvo) to SODT High				40	DE edges
T <sub>CLKPD</sub>	Delay from RXC+/- Inactive to high impedance outputs	RXC+/- = 25MHz			10	μS
· OLKED	, , , , , , , , , , , , , , , , , , , ,	RXC+/- = 25MHz	1			
$T_{CLKPU}$	Delay from RXC+/- active to data active	RX(;+/- = 75N/Hz			100	μs

Notes:

- Jitter defined as per DVI 1.0 Specification, Section 4.6 Jitter Specification.
   Jitter measured with Clock Recovery Unit as per DVI 1.0 Specification, Section 4.7 Electrical Measurement Procedures.

<sup>6</sup> Refer to the transmitter datasheet for minimum DE high and low time

Output clock duty cycle is independent of the differential input clock duty cycle and the IDCK duty cycle.

The setup and hold timing for the data and controls relative to the ODCK rising edge (OCK\_INV=1) is by design the same as the falling edge timing.

Measured when transmitter was powered down (see SiI/AN-0005 "PanelLink Basic Design /Application Guide," Section 2.4).

<sup>&</sup>lt;sup>7</sup> Data is active (i.e. not tri-stated) but not valid yet. Data and controls are valid only when SCDT goes high. See T<sub>FSC</sub> and Figure 7.

# **Timing Diagrams**




Figure 1. Digital Output Transition Times




Figure 2. Receiver Clock Cycle/High/Low Times




Figure 3. Channel-to-Channel Skew Timing

# **Output Timing**




Figure 4. Output Data Setup/Hold Times to ODCK




Figure 5. Output Signals Disabled Timing from PD Active




Figure 6. Output Signals Disabled Timing from Clock Inactive




Figure 7. Wake-up on Clock Detect




Figure 8. SCDT Timing from DE Inactive/Active

# **Output Pin Description**

Pin Name	Pin #	Туре	Description
Q35 – Q0	See	Out	Output Data [35:0].
	SiI 141B		Output data is synchronized with output data clock (ODCK).
	Pin		When PIXS is low Q35-Q24 are low and Q23-Q0 output 24-bit/pixel data.
	Diagram		When PIXS is high Q17-Q0 output the even numbered pixels (pixel 0, 2, 4,, etc.) and Q35-Q18 output the odd numbered pixels (pixel 1, 3, 5,, etc.).
			Refer to the TFT Signal Mapping (SiI/AN-0008) and DSTN Signal Mapping (SiI/AN-0007) application notes
			which tabulate the relationship between the input data to the transmitter and output data from the receiver.
			A low level on PD or PDO will put the output drivers into a high impedance (tri-state) mode. A weak
			internal pull-down device brings each output to ground.
ODCK	36	Out	Output Data Clock.
			A low level on PD or PDO will put the output drivers into a high impedance (tri-state) mode. A weak
			internal pull-down device brings each output to ground.
DE	41	Out	Output Data Enable.
			A low level on PD or PDO will put the output drivers into a high impedance (tri-state) mode. A weak
			internal pull-down device brings each output to ground.
HSYNC	12	Out	Horizontal Sync output control signal.
VSYNC	14	Out	Vertical Sync output control signal.
CTL1	8	Out	General output control signal 1. This pin is <b>not</b> controlled by PDO.
CTL2	9	Out	General output control signal 2
CTL3	10	Out	General output control signal 3.
			A low level on PD or PDO will put the output drivers into a high impedance (tri-state) mode. A weak
			internal pull-down device brings each output to ground.

# **Configuration Pin Description**

Pin Name	Pin #	Type	Description
OCK_INV	80	In	ODCK Polarity. A low level selects normal ODCK output, which enables data latching on the falling
			edge. A high level (3.3V) selects inverted ODCK output, which enables data latching on the rising edge.
			Both conditions are for color TFT panel support. For color 24-bit DSTN panel support, please refer to the
			DSTN Signal Mapping (SiI/AN-0008-A) application note.
PIXS	5	In	Pixel Select. A low level indicates that output data is one pixel (up to 24-bit) per clock and a high level
			(3.3V) indicates that output data is two pixels (up to 36-bit) per clock.
DF0	6	In	Output Data Format. This pin controls clock and data output format. A low level indicates that ODCK runs continuously for color TFT panel support and a high level (3.3V) indicates that ODCK is stopped (LOW) for color 24-bit DSTN panel support when DE is low. Refer to the TFT Signal Mapping (SiI/AN-0007-A) and DSTN Signal Mapping (SiI/AN-0008-A) application notes for a table on TFT or DSTN panel support.
HSYNC_DEJTR	75	In	A low level enables the HSYNC de-jitter circuitry. A high level disables the de-jitter circuitry. If left unconnected, the circuitry defaults to disabled.
ST	79	In	Output Driver Strength. A low level indicates low drive. A high level indicates high drive.

# **Power Management Pin Description**

Pin Name	Pin #	Type	Description
SCDT	7	Out	SyncDetect. A high level is output when DE is toggling. A low level is output when DE is inactive. See page 9.
PD	2	In	Power Down (active low). A high level (3.3V) indicates normal operation and a low level indicates power down mode. During power down mode all internal circuitry is powered down and digital I/O are set the same as when PDO is asserted. (see PDO pin description).
PDO	3	ln	Power Down Output (active low). A high level indicates normal operation. A low level puts the output drivers only into a high impedance (tri-state) mode. A weak internal pull-down device brings each output to ground. There is an internal pull-up resistor on PDO that defaults the chip to normal operation if left unconnected. SCDT and CTL1 are not tri-stated by this pin. See explanation of clock detect on page 8-9.

**Differential Signal Data Pin Description** 

Pin Name	Pin #	Type	Description
RX0+	70	Analog	TMDS Low Voltage Differential Signal input data pairs.
RX0-	71		
RX1+	67		
RX1-	68		
RX2+	64		
RX2-	65		
RXC+	74	Analog	TMDS Low Voltage Differential Signal input clock pair.
RXC-	73		
EXT_RES	76	Analog	Impedance Matching Control. Resistor value should be ten times the characteristic impedance of the cable. In the common case of $50\Omega$ transmission line, an external $530\Omega$ resistor must be connected between AVCC and this pin.

### **Reserved Pin Description**

Pin Name	Pin#	Туре	Description
RSVD	1	Out	This signal must be left unconnected.

#### **Power and Ground Pin Description**

Pin Name	Pin #	Туре	Description
VCC	39	Power	Core VCC, must be set to 3.3V.
	50		
	61		
GND	11	Ground	Digital GND.
	37		
	62		
OVCC	15	Power	Output VCC, must be set to 3.3V.
	28		
	48		
OGND	4	Ground	Output GND.
	13		
	26		
	46		
AVCC	63	Power	Analog VCC, must be set to 3.3V.
	69		
AGND	66	Ground	Analog GND.
	72		
PVCC	77	Power	PLL VCC, must be set to 3.3V.
PGND	78	Ground	PLL GND.

#### **Application Information**

The Sil141B is pin for pin compatible with the Sil141 but includes two new features, HSYNC de-jitter and power down when the clock is inactive.

HSYNC de-jitter enables the 141B to operate properly even when the HSYNC signal contains jitter. Pin 75 is used to enable or disable this capability (a reserved pin tied high on the Sil141). Tying this pin low enables the HSYNC de-jitter circuitry while tying it high disables the circuitry. The HSYNC de-jitter circuitry operates normally with most VESA standard timings. Some DOS mode resolutions do not have timings that are a multiple of eight (HSYNC and VSYNC total times and front and back porch times are multiples of eight pixel times). If they are not a multiple of eight, operation is not guaranteed and the HSYNC de-jitter circuitry should be turned off. When HSYNC de-jitter is enabled, the circuitry will introduce anywhere from 0 to 7 CLK delays in the HSYNC signal relative to the output data.

The Sil141B includes a new power saving feature, power down with clock detect circuit. The Sil141B will go into a low power mode when there is no video clock coming from the transmitter. In this mode the entire chip is powered down except the clock detect circuitry. During this mode digital I/O are set to a high impedance (tri-state) mode. A weak internal pull-down device brings each output to ground. The device power down and wake-up times are shown in Figures 6 and 7.

The Sil141B also includes a sync detect feature for pin compatibility with Sil141. In both the Sil141 and Sil141B, SCDT goes low when DE is inactive.

In some application, SCDT is connected to the PDO pin to provide a power savings mode. In others, SCDT is connected to an external circuit to signal when an incoming video signal is available. These external devices may use an internal pull up which can cause problems.

If SCDT is connected to an external circuit which has an internal pull up, then SCDT will not stay low when no video signal is present. The recommended circuit to keep SCDT low is shown Figure 9. For most applications, Silicon Image recommends a pull down resistor of 1.5 K $\Omega$ . However, conditions within every design may vary. Please use the calculations below to determine the proper pull-down resistor value.




Figure 9. Schematic for SCDT connected to external device with pull up

The external pull down resistor value depends on the pull-up circuit in the external device and can be calculated with Equation [1] and [2] if the pull up is a passive circuit. If the pull up is an active circuit, please consult the manufacture of the other device.

The calculation for the <u>maximum</u> resistor value is shown in the equation [1] below. In powered down mode, low power consumption is achieved by making the resistor value as large as possible. Equation [1] determines the maximum value of R while ensuring that SCDT stays lower than  $V_{\rm IL}$  of the external chip when SCDT goes into high impedance. The small current flowing into the Sil141B internal pull down resistor is ignored in equation [1].

Equation [1a] 
$$\left[ \frac{R}{R_{Pull-Up} + R} \right] \times V_{CCMAX} < V_{IL}$$
 Equation [1b] 
$$R < \left[ \frac{\left( R_{Pull-Up} \times V_{IL} \right)}{\left( V_{cc \max} - V_{IL} \right)} \right]$$

## Example:

Pull-up resistor value is 10 K $\Omega$ , V<sub>IL</sub> of external chip is 0.8V, and maximum Vcc is 3.6V

$$R < 2,857$$
ohms = (10 K $\Omega$  x 0.8V) / (3.6V – 0.8V)

The resistor value should be smaller than 2,857 K $\Omega$ .

The calculation for the  $\underline{\text{minimum}}$  resistor value is shown in the equation [2]. The minimum value is set so the SCDT voltage exceeds  $V_{IH}$  of the external chip in normal operation. In equation [2], the small current flowing into the Sil141B internal pull-down resistor is ignored.

Equation [2] 
$$R > \left[ \frac{V_{CC}}{I_{OHDMIN}} \right] \text{ or } R > \left[ \frac{V_{IH}}{I_{OHDMIN}} \right]$$

Example:

When ST(pin# 79) = 1,Vcc = 3.3V

 $R > 660\Omega = Vcc$  (or  $V_{IH}$  of external chip)  $\,/$  Min  $I_{OHD} = 3.3 V\,/\,5.0 mA$ 


The resistor value should be larger than 660ohms


When ST(pin# 79) = 0,Vcc = 3.3V R > 1,320 $\Omega$  = Vcc (or V<sub>IH</sub> of external chip) / Min I<sub>OHD</sub> = 3.3V / 2.5mA

The resistor value should be larger than 1,320ohms.

These examples assume Vcc (or  $V_{IH}$ ) of 3.3V, with a lower  $V_{IH}$ , the minimum pull down resistor value may be smaller.

# **80-pin TQFP Package Dimensions**





To obtain the most updated Application Notes and other useful information for your design application, please visit the Silicon Image web site at **www.siimage.com**, or contact your local Silicon Image sales office.

## **Copyright Notice**

This manual is copyrighted by Silicon Image, Inc. Do not reproduce, transform to any other format, or send/transmit any part of this documentation without the express written permission of Silicon Image, Inc.

### **Trademark Acknowledgment**

Silicon Image, the Silicon Image logo, PanelLink and the PanelLink Digital logo are trademarks or registered trademarks of Silicon Image, Inc. All other trademarks are the property of their respective holders.

#### **Disclaimer**

This document provides technical information for the user. Silicon Image, Inc. reserves the right to modify the information in this document as necessary. The customer should make sure that they have the most recent data sheet version. Silicon Image, Inc. holds no responsibility for any errors that may appear in this document. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Silicon Image, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

### **Ordering Information**

Part Number: SiI141BCT80

### **Revision History**

Revision	Date	Comment
A	11/00	Full release
В	1/01	Added application information concerning HSYNC de-jitter and power down on clock
C	5/01	Updated EXT RES value for $50\Omega$ transmission line.

© 2001 Silicon Image, Inc. 5/01 SiI-DS-0037-C

 Silicon Image, Inc.
 Tel:
 408-616-4000

 1060 E. Arques Ave
 Fax:
 408-830-9530

**Web:** www.siimage.com www.panellink.com



USA